Use LEFT and RIGHT arrow keys to navigate between flashcards;
Use UP and DOWN arrow keys to flip the card;
H to show hint;
A reads text to speech;
9 Cards in this Set
- Front
- Back
PLD consisting of more than 100 interconnected SPLDs. A single chip can be programmed to implement hundreds of logic equations and operations.
|
CPLD: Complex Programmable Logic Device
|
|
Most dense form of PLD. Uses a look-up table to resolve its logic operations. Main disadvantage is that most FPGAs are volatile, losing their memory when power is removed.
|
FPGA: Field-Programmable Gate Array
|
|
Used by FPGA logic to determine output level of a circuit based on the combinations of logic levels at its inputs. Constructed as a truth table except that its outputs are only HIGH for specific combinations of inputs solving the given logic product terms.
|
Look-up Table
|
|
Internal memory is maintained even when power is removed from the IC
|
Nonvolatile
|
|
Its basic structure contains multiple inputs to several AND gates, the outputs of which are connected to a series of fixed ORs.
|
PAL: Programmable Array Logic
|
|
Its basic structure contains multiple inputs to several AND gates, the outputs of which are connected to a series of programmable ORs.
|
PLA: Programmable Logic Array
|
|
An IC containing thousands of undefined logic functions. A software development tool is used to specify (program) the specific logic to be implemented by the IC.
Also the general term used to represent PLAs, PALs, SPLDs, CPLDs, and FPGAs. |
PLD: Programmable Logic Device
|
|
A programmable, digital logic IC containing several PAL or PLA structures with internal interconnections and memory registers.
|
SPLD: Simple Programmable Logic Device
|
|
Two or more product terms that are ORed together
(e.g., ABC + ACD + BCD) |
Sum-of-Products (SOP)
|