Related Essays

  • Nt1310 Unit 1 Test Paper

    move $t0,$a0 #moving number of bytes into $t0 register li $v0,9 #loading 9 into $v0 to intialize array syscall add $t1,$t0,$v0 move $t2,$v0 #moving ...

  • Nt1310 Central Processing Unit

    The arithmetic logic unit performs logical operations such as multiples, division, addition, subtraction, and also determines the number is positive or negat...

  • Nt1110 Unit 3 Assignment 1 Question Paper

    ASSESSMENT ITEM 3 - ASSIGNMENT 1 SUDHEER KUMAR NANDIGAM 11622446 1. -29 Binary Format of 29: 11101 16 bit binary representation of 29 is 00000000 0001110...

  • Unit 4 Md5

    Third step Initialize MD Buffer: A four-word buffer (A, B, C, and D) is used to compute the message digest. Here each of A, B, C, D is a 32 bit register and ...

  • Importance Of Instruction Scheduling

    Set of allowable templates are used to represent the imposed constraints on instruction placement. EPIC allows instructions in multiple templates to execute ...

  • The Importance Of Digital Signal Processing

    The differentiation between addition and subtraction operations is done by the control signal. This complete circuit requires one reversible half adder/subtr...

  • Nt1330 Unit 5

    BIT MANIPULATION

  • Nt1310 Unit 1 Data Encryption

    We use the following three mathematical operations in USEA: 1. Bitwise XOR 2. Addition modulo 232 3. Multiplication modulo 232+1 For every round, the...

  • Nt1310 Unit 2

    The code can appear in several forms, however in this lab the modular approach was used. This form allows the program to be created in sections, and then t...

  • Speculative Han-Carlson Adder Case Study

    5. 16-bit Non-Speculative Han-Carlson Adder This adder has five stages in which the middle three stages are resembles with the Kogge-Stone structure. The ad...

  • Shuffle
    Toggle On
    Toggle Off
  • Alphabetize
    Toggle On
    Toggle Off
  • Front First
    Toggle On
    Toggle Off
  • Both Sides
    Toggle On
    Toggle Off
  • Read
    Toggle On
    Toggle Off
Reading...
Front

Card Range To Study

through

image

Play button

image

Play button

image

Progress

1/198

Click to flip

Use LEFT and RIGHT arrow keys to navigate between flashcards;

Use UP and DOWN arrow keys to flip the card;

H to show hint;

A reads text to speech;

198 Cards in this Set

  • Front
  • Back

ABA
Adds A to B returns to A.
(A)+(B)→A
ABA Addr Mode
Addr Mode: INH
ABX
Adds X to B returns to X.
(B)+(X)→X
ABX Addr Mode
Addr Mode: INX
ABY
Adds Y to B returns to Y
(B)+(Y)→Y
ABY Addr Mode
Addr Mode: INX
ADCA
Add with Carry to A
(A)+(M)+C→A
ADCA Addr Mode
Addr Mode: IMM DIR EXT IDX
ADCB
Add with Carry to B
(B)+(M)+C→B
ADCB Addr Mode
Addr Mode: IMM DIR EXT IDX
ADDA
Add w/o Carry to A
(A)+(M)→A
ADDA Addr Mode
Addr Mode: IMM DIR EXT IDX
ADDB
Add w/o Carry to B
(B)+(M)→B
ADDB Addr Mode
Addr Mode: IMM DIR EXT IDX
ADDD
Add 16-bit to D
(A:B)+(M:M+1)→A:B
ADDD Addr Mode
Addr Mode: IMM DIR EXT IDX
ANDA
Logical AND A with Memory
(A)•(M)→A
ANDA Addr Mode
Addr Mode: IMM DIR EXT IDX
ANDB
Logical AND B with Memory
(B)•(M)→B
ANDB Addr Mode
Addr Mode: IMM DIR EXT IDX
ANDCC
Logical AND CCR with Memory.
(CCR)•(M)→CCR
ANDCC Addr Mode
Addr Mode: IMM
ASL
Arithmetic Shift Left

Arithmetic Shift Left
ASL Addr Mode

Addr Mode: IMM DIR EXT IDX
ASLA
Arithmetic Shift Left Accumulator A

Arithmetic Shift Left Accumulator A
ASLA Addr Mode
Addr Mode: INH
ASLB
Arithmetic Shift Left Accumulator B

Arithmetic Shift Left Accumulator B
ASLB Addr Mode
Addr Mode: INH
ASLD
Arithmetic Shift Left Accumulator D

Arithmetic Shift Left Accumulator D
ASLD Addr Mode
Addr Mode: INH
ASR
Arithmetic Shift Right

Arithmetic Shift Right
ASR Addr Mode
Addr Mode: IMM DIR EXT IDX
ASRA
Arithmetic Shift Right Accumulator A

Arithmetic Shift Right Accumulator A
ASRA Addr Mode
Addr Mode: INH
ASRB
Arithmetic Shift Right Accumulator B

Arithmetic Shift Right Accumulator B
ASRB Addr Mode
Addr Mode: INH
BCC
Branch if Carry Clear
(C=0)
BCC Addr Mode
Addr Mode: REL
BCLR
Clear Bits in Memory
BCLR Addr Mode
Addr Mode: DIR EXT IDX
BCS
Branch if Carry Clear
(C=1)
BCS Addr Mode
Addr Mode: REL
BEQ
Branch if Equal
(Z=1)
BEQ Addr Mode
Addr Mode: REL
BGE
Branch if Greater Than or Equal
(N xor V = 0) signed
BGE Addr Mode
Addr Mode: REL
BGND
Place CPU in Background Mode
BGND Addr Mode
INH
BGT
Branch if Greater Than
(Z+(N nor V)=0) signed
BGT Addr Mode
Addr Mode: REL
BHI
Branch if Higher
(C+Z=0) unsigned
BHI Addr Mode
Addr Mode: REL
BITA
Logical AND. Does not change A or M
(A)•(M)
BITA Addr Mode
Addr Mode: IMM DIR EXT IDX
BITB
Logical AND. Does not change B or M
(B)•(M)
BITB Addr Mode
Addr Mode: IMM DIR EXT IDX
BLE
Branch if Less than or Equal
(Z+(N nor V)=1) signed
BLE Addr Mode
Addr Mode: REL
BLO
Branch if Lower
(C=1) unsigned
(same function as BCS)
BLO Adrr Mode
Addr Mode: REL
BLS
Branch if Low or Same
(C+Z=1) unsigned
BLS Addr Mode
Addr Mode: REL
BLT
Branch if Less Than
(N nor V = 1) unsigned
BLT Addr Mode
Addr Mode: REL
BMI
Branch if Minus
(N=1)
BMI Addr Mode
Addr Mode: REL
BNE
Branch if Not Equal
(Z=0)
BNE Addr Mode
Addr Mode: REL
BPL
Branch if Plus
(N=0)
BPL Addr Mode
Addr Mode: REL
BRA
Branch Always
(1=1)
BRA Addr Mode
Addr Mode: REL
BRCLR
Branch if all Selected Bit(s) are Clear
BRCLR Addr Mode
Addr Mode: DIR EXT IDX
BRN
Branch Never
(1=0)
BRN Addr Mode
Addr Mode: REL
BRSET
Branch if all Selected Bit(s) are Set
BRSET Addr Mode
Addr Mode: DIR EXT IDX
BSET
Set Bits in Memory
BSET Addr Mode
Addr Mode: DIR EXT IDX
BSR
Subroutine Address → PC
Branch to Subroutine
BSR Addr Mode
Addr Mode: REL
BVC
Branch if Overflow Bit is Clear
(V=0)
BVC Addr Mode
Addr Mode: REL
BVS
Branch if Overflow Bit is Set
(V=1)
CALL
Call subroutine in extended memory.
(program may be in a expansion memory page)
CALL Addr Mode
Addr Mode: EXT IDX
CBA
Compare 8-Bit Accumulators.
(A)-(B)
CBA Addr Mode
INH
CLC
Clears the Carry Bit
0→C
CLC Addr Mode
Addr Mode: IMM
CLI
Clears the Interrupt Mask Bit
0→I
CLI Addr Mode
Addr Mode: IMM
CLR
Clear Memory Location
0→M
CLRA
Clear Memory Location
0→A
Addr Mode: INH
CLRB
Clear Memory Location
0→B
Addr Mode: INH
CLR Addr Mode
Addr Mode: EXT IDX
CLV

Clear Overflow Bit
0→V
ABA
Adds A to B returns to A.
(A)+(B)→A
ABA Addr Mode
Addr Mode: INH
ABX
Adds X to B returns to X.
(B)+(X)→X
ABX Addr Mode
Addr Mode: INX
ABY
Adds Y to B returns to Y
(B)+(Y)→Y
ABY Addr Mode
Addr Mode: INX
ADCA
Add with Carry to A
(A)+(M)+C→A
ADCA Addr Mode
Addr Mode: IMM DIR EXT IDX
ADCB
Add with Carry to B
(B)+(M)+C→B
ADCB Addr Mode
Addr Mode: IMM DIR EXT IDX
ADDA
Add w/o Carry to A
(A)+(M)→A
ADDA Addr Mode
Addr Mode: IMM DIR EXT IDX
ADDB
Add w/o Carry to B
(B)+(M)→B
ADDB Addr Mode
Addr Mode: IMM DIR EXT IDX
ADDD
Add 16-bit to D
(A:B)+(M:M+1)→A:B
ADDD Addr Mode
Addr Mode: IMM DIR EXT IDX
ANDA
Logical AND A with Memory
(A)•(M)→A
ANDA Addr Mode
Addr Mode: IMM DIR EXT IDX
ANDB
Logical AND B with Memory
(B)•(M)→B
ANDB Addr Mode
Addr Mode: IMM DIR EXT IDX
ANDCC
Logical AND CCR with Memory.
(CCR)•(M)→CCR
ANDCC Addr Mode
Addr Mode: IMM
ASL
Arithmetic Shift Left
ASL Addr Mode
Addr Mode: IMM DIR EXT IDX
ASLA
Arithmetic Shift Left Accumulator A
ASLA Addr Mode
Addr Mode: INH
ASLB
Arithmetic Shift Left Accumulator B
ASLB Addr Mode
Addr Mode: INH
ASLD
Arithmetic Shift Left Accumulator D
ASLD Addr Mode
Addr Mode: INH
ASR
Arithmetic Shift Right
ASR Addr Mode
Addr Mode: IMM DIR EXT IDX
ASRA
Arithmetic Shift Right Accumulator A
ASRA Addr Mode
Addr Mode: INH
ASRB
Arithmetic Shift Right Accumulator B
ASRB Addr Mode
Addr Mode: INH
BCC
Branch if Carry Clear
(C=0)
BCC Addr Mode
Addr Mode: REL
BCLR
Clear Bits in Memory

BCLR Addr Mode
Addr Mode: DIR EXT IDX
BCS
Branch if Carry Clear
(C=1)
BCS Addr Mode
Addr Mode: REL
BEQ
Branch if Equal
(Z=1)
BEQ Addr Mode
Addr Mode: REL
BGE
Branch if Greater Than or Equal
(N xor V = 0) signed
BGE Addr Mode
Addr Mode: REL
BGND
Place CPU in Background Mode
BGND Addr Mode
INH
BGT
Branch if Greater Than
(Z+(N nor V)=0) signed
BGT Addr Mode
Addr Mode: REL
BHI
Branch if Higher
(C+Z=0) unsigned
BHI Addr Mode
Addr Mode: REL
BITA
Logical AND. Does not change A or M
(A)•(M)
BITA Addr Mode
Addr Mode: IMM DIR EXT IDX
BITB
Logical AND. Does not change B or M
(B)•(M)
BITB Addr Mode
Addr Mode: IMM DIR EXT IDX
BLE
Branch if Less than or Equal
(Z+(N nor V)=1) signed
BLE Addr Mode
Addr Mode: REL
BLO
Branch if Lower
(C=1) unsigned
(same function as BCS)
BLO Adrr Mode
Addr Mode: REL
BLS
Branch if Low or Same
(C+Z=1) unsigned
BLS Addr Mode
Addr Mode: REL
BLT
Branch if Less Than
(N nor V = 1) unsigned
BLT Addr Mode
Addr Mode: REL
BMI
Branch if Minus
(N=1)
BMI Addr Mode
Addr Mode: REL
BNE
Branch if Not Equal
(Z=0)
BNE Addr Mode
Addr Mode: REL
BPL
Branch if Plus
(N=0)
BPL Addr Mode
Addr Mode: REL
BRA
Branch Always
(1=1)
BRA Addr Mode
Addr Mode: REL
BRCLR
Branch if all Selected Bit(s) are Clear
BRCLR Addr Mode
Addr Mode: DIR EXT IDX
BRN
Branch Never
(1=0)
BRN Addr Mode
Addr Mode: REL
BRSET
Branch if all Selected Bit(s) are Set
BRSET Addr Mode
Addr Mode: DIR EXT IDX
BSET
Set Bits in Memory
BSET Addr Mode
Addr Mode: DIR EXT IDX
BSR
Subroutine Address → PC
Branch to Subroutine
BSR Addr Mode
Addr Mode: REL
BVC
Branch if Overflow Bit is Clear
(V=0)
BVC Addr Mode
Addr Mode: REL
BVS
Branch if Overflow Bit is Set
(V=1)
CALL
Call subroutine in extended memory.
(program may be in a expansion memory page)
CALL Addr Mode
Addr Mode: EXT IDX
CBA
Compare 8-Bit Accumulators.
(A)-(B)
CBA Addr Mode
INH
CLC
Clears the Carry Bit
0→C
CLC Addr Mode
Addr Mode: IMM
CLI
Clears the Interrupt Mask Bit
0→I
CLI Addr Mode
Addr Mode: IMM
CLR
Clear Memory Location
0→M
CLRA
Clear Memory Location
0→A
Addr Mode: INH
CLRB
Clear Memory Location
0→B
Addr Mode: INH
CLR Addr Mode
Addr Mode: EXT IDX
CLV
Clear Overflow Bit
0→V
CLV Addr Mode

Addr Mode: IMM
CLV

Clear Overflow Bit
0→V