Use LEFT and RIGHT arrow keys to navigate between flashcards;
Use UP and DOWN arrow keys to flip the card;
H to show hint;
A reads text to speech;
13 Cards in this Set
- Front
- Back
Asynchronous Counter
|
Type of counter in which each flip-flop output serves as the clock input signal for the next flip-flop in the chain.
|
|
Asynchronous Inputs
|
Flip-flop inputs that can affect the operation of the flip-flop independent of the synchronous and clock inputs.
|
|
Clocked J-K Flip-Flop
|
Type of flip-flop in which inputs J and K are the synchronous inputs.
|
|
D Latch
|
Circuit that contains a NAND gate latch and two steering NAND gates.
|
|
Edge-Sensitive
|
Manner in which a flip-flop is activated by a signal transition. A flip-flop may be either a positive- or a negative-edge-triggered flip-flop.
|
|
Level-Sensitive
|
Enabled by a logic HIGH or LOW level.
|
|
PRESET
|
Asynchronous input used to set Q=1 immediately.
|
|
RESET / CLEAR
|
Asynchronous input used to set Q=0 immediately.
|
|
Rising Edge
|
The part of a pulse where the logic level is in transition from a LOW to a HIGH.
|
|
Shift Register
|
Digital circuit that accepts binary data from some input source and then shifts these data through a chain of flip-flops one bit at a time.
|
|
State Machines
|
A synchronous sequential circuit, consisting of a sequential logic section and a combinational logic section, whose outputs and internal flip-flops progress through a predictable sequence of states in responds to a clock and other input signals.
|
|
Synchronous Counter
|
Counter in which all of the flip-flops are clocked simultaneously.
|
|
Trigger
|
Input signal to a flip-flop or one-shot that causes the output to change states depending on the conditions of the control signals.
|