Use LEFT and RIGHT arrow keys to navigate between flashcards;
Use UP and DOWN arrow keys to flip the card;
H to show hint;
A reads text to speech;
42 Cards in this Set
- Front
- Back
Advanced Transfer Cache (ATC)
|
A type of L2 cache contained within the Pentium processor housing that is embedded on the same core processor die as the CPU itself.
|
|
back-side bus (BSB)
|
The bus between the CPU and the L2 cache inside the CPU housing.
|
|
bus frequency
|
The speed, or frequency, at which the data on the motherboard is written and read.
|
|
complex instruction set computing (CISC)
|
Earlier CPU type of instruction set.
|
|
cooler
|
A combination cooling fan and heat sink mounted on the top or side of a processor to keep it cool.
|
|
data path
|
The number of bits transported into and out of the processor.
|
|
discrete L2 cache
|
A type of L2 cache contained within the Pentium processor housing, but on a different die, with a cache bus between the processor and the cache.
|
|
dual inline package (DIP) switch
|
A miniature circuit board installed on a motherboard to hold memory. DIMMs can hold up to 2 GB of RAM on a single module.
|
|
dual-core processing
|
Two processors contained in the same processor housing that share the interface with the chipset and memory.
|
|
dual-voltage processor
|
A CPU that requires two different voltages, one for internal processing and the other for I/O processing.
|
|
Execution Trace Cache
|
A type of Level 1 cache used by some CPUs to hold decoded operations waiting to be executed.
|
|
explicitly parallel instruction computing (EPIC)
|
The CPU architecture used by the Intel Itanium chip that bundles programming instructions with instructions on how to use multiprocessing abilities to do two instructions in parallel.
|
|
external cache
|
Static cache memory, stored on the motherboard or inside the CPU housing, that is not part of the CPU (also called L2 or L3 cache).
|
|
front-side bus (FSB)
|
Another term for the system bus.
|
|
heat sink
|
A piece of metal, with cooling fins, that can be attached to or mounted on an integrated chip (such as the CPU) to dissipate heat.
|
|
internal bus
|
The bus inside the CPU that is used for communication between the CPU’s internal components.
|
|
internal cache
|
Memory cache that is faster than external cache, and is contained inside CPU chips (also referred to as primary, Level 1, or L1 cache).
|
|
land grid array (LGA)
|
A feature of a CPU socket whereby pads, called lands, are used to make contact in uniform rows over the socket. Compare to pin grid array (PGA).
|
|
Level 1 (L1) cache
|
A type of internal cache.
|
|
Level 2 (L2) cache
|
A type of internal cache.
|
|
Level 3 (L3) cache
|
A type of internal cache.
|
|
low insertion force (LIF) sockets
|
A socket that requires the installer to manually apply an even force over the microchip when inserting the chip into the socket.
|
|
memory cache
|
A small amount of faster RAM that stores recently retrieved data, in anticipation of what the CPU will request next, thus speeding up access. See also system bus.
|
|
microcode
|
A programming instruction that can be executed by a CPU without breaking the instruction down into simpler instructions. Typically, a single command line in a Visual Basic or C++ program must be broken down into numerous microcode commands.
|
|
motherboard bus
|
Another term for system bus.
|
|
multiplier
|
The factor by which the bus speed or frequency is multiplied to get the CPU clock speed.
|
|
multiprocessor platform
|
A system that contains more than one processor. The motherboard has more than one processor socket and the processors must be rated to work in this multi-processor environment.
|
|
North Bridge
|
That portion of the chipset hub that connects faster I/O buses (for example, AGP bus) to the system bus. Compare to South Bridge.
|
|
On-Package L2 cache
|
L2 cache packaged separately from the CPU, but still able to run at the same clock speed.
|
|
overclocking
|
Running a processor at a higher frequency than is recommended by the manufacturer, which can result in an unstable system, but is a popular thing to do when a computer is used for gaming.
|
|
pin grid array (PGA)
|
A feature of a CPU socket whereby the pins are aligned in uniform rows around the socket.
|
|
primary cache
|
Another term for internal cache.
|
|
processor frequency
|
The speed, or frequency, at which the CPU operates. Usually expressed in GHz.
|
|
reduced instruction set computing (RISC)
|
Chips that incorporate only the most frequently used instructions, so that the computer operates faster (for example, the PowerPC uses RISC chips).
|
|
single-voltage processors
|
A CPU that requires one voltage for both internal and I/O operations.
|
|
South Bridge
|
That portion of the chipset hub that connects slower I/O buses (for example, an ISA bus) to the system bus. Compare to North Bridge.
|
|
staggered pin grid array (SPGA)
|
A feature of a CPU socket whereby the pins are staggered over the socket in order to squeeze more pins into a small space.
|
|
static RAM (SRAM)
|
RAM chips that retain information without the need for refreshing, as long as the computer’s power is on. They are more expensive than traditional DRAM.
|
|
system bus
|
The bus between the CPU and memory on the motherboard. The bus frequency in documentation is called the system speed, such as 400 MHz. Also called the memory bus, front-side bus, local bus, or host bus.
|
|
voltage regulator module (VRM)
|
A device embedded or installed on the motherboard that regulates voltage to the processor.
|
|
word size
|
The number of bits that can be processed by a CPU at one time.
|
|
zero insertion force (ZIF) sockets
|
A socket that uses a small lever to apply even force when you install the microchip into the socket.
|