• Shuffle
    Toggle On
    Toggle Off
  • Alphabetize
    Toggle On
    Toggle Off
  • Front First
    Toggle On
    Toggle Off
  • Both Sides
    Toggle On
    Toggle Off
  • Read
    Toggle On
    Toggle Off
Reading...
Front

Card Range To Study

through

image

Play button

image

Play button

image

Progress

1/42

Click to flip

Use LEFT and RIGHT arrow keys to navigate between flashcards;

Use UP and DOWN arrow keys to flip the card;

H to show hint;

A reads text to speech;

42 Cards in this Set

  • Front
  • Back

DMA

A feature of a computer systems that allows certain hardware subsystems to access main system (RAM) memory independently of the central processing unit

Defragment

To rewrite a file to a disk in one contiguous chain of clusters, thus speeding up data retrieval.

CAS latency

A method of accessing timing to memory, which is the number of clock cycles which required to write or read a column of data off a memory module. CAS stands for Column Access Strobe.

RAS latency

A method of measuring access timing to memory, which is the number of clock cycles required to write or read a row of data off a memory module. RAS stands for Row Access Strobe.

ECC

Error correction code- a chipset feature on a motherboard that checks the integrity of data stored on DIMMs or RIMMs and can correct single-bit errors in a byte. More advanced ECC schemas can detect, but not correct, double-bit errors in a byte.

DVI

Digital video interface- a port that transmits digital or analog video

DVI-D

A DVI digital visual interface video port that works only with digital monitors

Hypervisor

Software that creates and manages virtual machines on a server or on a local computer

Low level format

A process (usually performed at the factory) that electronically creates the hard drive track and sectors and tests for bad spots on the disk surface.

High level format

A process performed by the windows format program, the windows installation program, or the disk management utility. The process creates the boot record, file system, and root directory on a hard drive volume or logical drive, a floppy disk, or USB flash drive

PCI

Perpheral component interface A bus common to desktop computers that uses a 32-bit wide or a 64-bit data path.

PCIe

The latest evolution of PCI, which is not backwards compatible with earlier PCI slots and cards. PCIe slots come in several sizes, including PCIe x1,PCIe x4,PCIe x8 and PCIe x16

IDE

Integrated drive electronics- A hard drive whose disk controller is integrated into the drive, eliminating the need for a controller cable and thus increasing speed.

EIDE

PATA standard that supports the configuration of four IDE devices in a system.

SCSI

Small computer system interface- A fast interface between a host adapter and the CPU that can daisy chain as many as 7 or 15 devices on a single drive

Front side bus

The bus between the CPU and memory on the motherboard.

Flea-ATX

A motherboard form factor derived from ATX. Flea-ATX specifies that a motherboard be no larger than 9×7.5 in (229×191 mm) and can have no more that four expansion slots.

Firewire

A data transmission standard used by computers and peripherals. Firewire400- transmits 400Mbps, Firewire800 - transmits 800Mbps.

SATA

Serial ATA- An ATAPI interface standard that uses a narrower and more reliable cable than the 80 - conductor cable and is easier to configure than PATA systems.

KVM switch

A switch that allows you to use one keyboard, mouse, and monitor for multiple computers. Some KVM switches also include sound ports so that speakers and a microphone can be shared among multiple computers.

Device manager

Primary Windows tool for managing hardware

DDR RAM

Transferred data on both the rising and falling edge of the clock giving it twice bandwidth. (Memory clock 100mhz) (i/O bus clock 100mhz)(Transfer rate 0.2 GT/s) (theoretical bandwidth 1.6 GB/s)

DDR2

Improved bus signal that enabled it to operate the data bus twice at the rate of DDR RAM. (Memory clock 200mhz) (I/0 bus clock 400mhz) (Transfer rate .8GT/s)(theoretical bandwidth 6.4GB/s)

DDR3

Had focus on using lower voltage for reduction in power consumption (Memory clock 200mhz)(I/O bus clock 800mhz)(Transfer rate 1.6GT/s)(theoretical bandwidth 12.8GB/s)

BIOS

(Basic input/output system) Firmware that can control much of a computer's input/output functions.

CMOS

The technology used to manufacture microchips. CMOS chips require less electricity, hold data longer after the electricity is turned off, and produce less heat than earlier technologies.The configuration or setup in a CMOS chip

PATA

Parallel ATA an older IDE cabling method that uses a 4-pin flat or round data cable or an 80 - conductor cable and a 4-pin IDE connector

Crossfire

AMD crossfire is a brand name for the multi-gpu solution by Advanced Micro Devices originally developed by ATI Technologies the technology allows for up to 4 GPUs used to be used in a single computer to improve graphics performance

SLI

(Scalable link interface) is a brand name for a multi-gpu technology developed by NVIDIA for linking two or more video cards together to produce a single output. SLI is an algorithm of parallel processing for computer graphics meant to increase the processing power available for graphics.

QPI

The Intel Quickpath interconnect is a point-to-point processor interconnect developed by intel.we replace the front side bus in Xeon , Itanium and certain desktop platforms starting in 2008.

DRAM

Dynamic random access memory is a type of random access memory that stores each bit of data in a separate capacitor within an integrated circuit the capacitor can be either charged or discharged these two states are taken to represent the two values of bit it conventionally called 0 and 1.

SDRAM

Synchronous dynamic random access memory is dynamic random access memory that is synchronized with the system bus. classic Dram has an asynchronous interface which means that it respond as quickly as possible to changes in control inputs

EDO

Extended data output allows a CPU to access memory 10 to 15% faster then the compatible fast page memory by not turning off the data output drivers after the memory has removed the column address.

DIMM

Dual inline memory module is a double simm single inline memory module it's a module containing one or several random access memory chips on a small circuit board with pins that connect it to the computer motherboard

SRAM

Static random access memory is a type of semiconductor memory that uses bistable latching circuitry or flip flops to store each bit. SRAM exhibits data remanence but it is still volatile in the conventional sense that data is eventually lost when the memory is not powered

HTPC

Home theater PC is a convergence device that combines some or all the capabilities of a personal computer with a software application that supports video photo audio playback and sometimes video recording functionality.

Domain

A Windows domain is a form of a computer network in which all user accounts computers printers and other security principles are registered with a central database called Active Directory service located on one time or clusters of a central computers known as the main controller.

SPD

Serial presence detect is a standardized way to automatically access information about a computer memory module. SPD is a memory hardware feature that makes it possible for the computer to know what memory is present

Resistor

A resistor is a passive to terminal electrical component to implement electrical resistance as a current on it resistors act to reduce current flow and at the same time act to lower voltage levels within circuits

Volt

The volt is a measure of electrical potential. Electrical potential is a type of potential energy and refers to the energy that could be released if electric current is allowed to flow.

Current

An electric current is a flow of electric charge. In electric circuits this charge is often carried by moving electrons in a wire

Flash memory

Flash memory is a type of nonvolatile memory that erases data in units called blocked a block store on a flash memory chip must be erased before data can be written, or programmed, to the microchip.